# Industrial n-type PERT cells with doped polysilicon passivating contacts: Past, present and future

Loic Tous<sup>1</sup>, Patrick Choulat<sup>1</sup>, Sukhvinder Singh<sup>1</sup>, Meriç Fırat<sup>1,2</sup>, Rajiv Sharma<sup>1,2</sup>, Filip Duerinckx<sup>1</sup>, Ali Hajjiah<sup>3</sup> & Jef Poortmans<sup>1,2,4</sup>

'imec (partner in EnergyVille), Leuven and Genk, Belgium; ²KU Leuven (partner in EnergyVille), Leuven, Belgium; ³Kuwait University, Safat, Kuwait; ⁴Hasselt University (partner in EnergyVille), Hasselt, Belgium

# Abstract

The industrial n-type passivated emitter and rear totally diffused (PERT) cell with doped polysilicon passivating contacts is an attractive nextgeneration technology, as average efficiencies above 24% have recently been demonstrated in mass production. Despite these very promising efficiencies, several factors are limiting this technology's rapid adoption in mass production, including the relatively higher cost of manufacturing equipment and the increased process complexity, leading to lower manufacturing yields. This paper provides a short overview of historical developments, presents the main approaches in mass production today, discusses potential process simplifications, and briefly touches upon a key topic for the future, namely reducing the silver (Ag) consumption per cell.

# Introduction

Since 2014, the crystalline silicon (c-Si) PV industry has experienced a learning rate (LR) of over 25%, meaning that the manufacturing cost (in \$/W) of PV modules has decreased by over 25% for every doubling of the cumulative production. As explained in detail in Chen et al. [1], this accelerating LR is due to several factors, including the massive scaling-up of manufacturing, mainly in China, rapid improvements in cell and module efficiencies, and a strong alignment between the players around a domestic supply chain for high-throughput tools and key materials (polysilicon, wafers, Ag pastes, glass, etc.).

Although China has been a major contributor to the rapid development of PV manufacturing, it does not mean that PV manufacturing outside China cannot be competitive. This is because high labour costs are becoming less significant with increased automation and throughput, while shipping costs are becoming proportionally more important with falling manufacturing costs and the increasing relevance of factors such as CO<sub>2</sub>-footprint [2]. Furthermore, PV manufacturing is becoming a strategic industry for ensuring a domestic supply of low-cost and sustainable energy, and for creating thousands of jobs across the value chain.

The upshot of all this is a renaissance of PV

"Next-generation cell technologies capable of efficiencies well above 24% will be required in order to push average module efficiencies above 22%." manufacturing in all major PV markets (Europe, USA, India, etc.). For 2021, BloombergNEF analysts are forecasting global PV installations to increase from 132GW in 2020 to somewhere in the range of 160 to 209GW, and standard PV modules prices to fall by a further \$0.02/W, to \$0.18/W [3]. Consequently, higher solar cell efficiency has never been so important as it is today, since it impacts the manufacturing cost (in \$/W) of every other component. Similarly, higher module efficiency is key to reducing the overall PV system costs and ultimately to achieving a lower levelized cost of electricity (LCOE) [4].

Most c-Si PV modules being sold today are based on gallium-doped (p-type) industrial passivated emitter and rear cells (PERCs) with local aluminium doping [5]. The average efficiency of industrial PERC in mass production has been improving steadily by ~0.5%<sub>abs</sub> per year, from ~20% in 2013 to ~23% today (see Fig. 1), thanks to hundreds of small improvements in materials, equipment and processing. PERC efficiencies of ~23.5% appear feasible in the coming years, as already demonstrated by Hanwha Q-cells at the pilot-line level [6]. However, progress beyond 23.5% is expected to be slower and more laborious, as explained in several roadmaps [5,7–9].

In parallel to improving PERC efficiency, the PV industry has recently embarked on making several rapid changes in cell and module design in order to increase module power, reduce cell-to-module losses, decrease manufacturing costs and improve energy yield. These changes include:

- Rapid push towards larger wafer formats (up to 210mm).
- Reduction of interconnection losses by cutting cells in half or smaller pieces and introducing multi-busbar concepts.
- Reduction (or even elimination) of cell gaps to improve packing density.
- Introduction of bifacial cell and module designs to collect light from both sides.

As a result of all these changes, the typical efficiency of monofacial PERC modules has quickly improved from 18–19% in 2018 to 20.5–21.5% today, while the best bifacial PERC modules now have efficiencies in the range 20.4–21.3%.

With the progress in PERC cell efficiency expected to be more tedious and major improvements in module design being implemented, next-generation cell technologies capable of efficiencies well above 24% will be required in order to push average module efficiencies above 22%. Several technologies – including passivated emitter and rear totally diffused (PERT), silicon heterojunction (SHJ), interdigitated back contact (IBC) and, more recently, perovskite/ silicon (Pk/Si) tandem – have been on the radar of the International Technology Roadmap for Photovoltaic (ITRPV) and of the R&D community for several years [10,11].

Among those technologies, n-type SHJ and n-type PERT with doped polysilicon (poly-Si) passivating contacts seem to be gaining the most traction among PV manufacturers, as average efficiencies above 24% have recently been demonstrated in mass production, while record efficiencies around 25% have been achieved in pilot lines [12–15]. Both of these technologies rely on the concept of carrierselective contacts to improve cell efficiencies [16] and reduce temperature coefficients [17]. Moreover, both technologies typically feature narrow Ag grids on both sides, resulting in higher bifaciality values than with PERC.

Finally, the use of high-quality phosphorus-doped (n-type) substrates helps to drastically reduce the magnitude of light-induced degradation (LID) and light- and elevated temperature-induced degradation (LeTID) [18]. The combination of lower temperature coefficients, higher bifaciality and lower LID/LeTID enables substantial improvements in the energy yield of a PV system.

Compared with n-type SHJ technology, a major benefit of n-type PERT cells with poly-Si passivating contacts is their compatibility with conventional high-temperature processing, including diffusion, plasma-enhanced chemical vapour deposition (PECVD) of hydrogenated silicon nitride layers (SiN<sub>x</sub>:H), firing-through of Ag pastes, and standard soldering of flat ribbons or wires. This allows one to benefit from gettering and hydrogenation to significantly improve bulk lifetimes [19,20]; it also enables manufacturers to tap into a well-established supply chain for equipment/materials and a talent pool that is familiar with high-temperature processing.

On the other hand, there are several factors that limit the rapid adoption of n-type PERT cells with poly-Si passivating contacts. These constraints include the relatively higher cost of manufacturing equipment, the increased process complexity, leading to lower manufacturing yield, and the higher Ag consumption per cell than that for p-type PERC. Note that the relatively higher cost of n-type substrates can also be an additional factor, but this can be mitigated by moving to thinner substrates than for p-type cells [21].



Figure 1. Average cell conversion efficiencies achieved at Hanwha Q-cells since December 2007 with Al-BSF and subsequently with Q.ANTUM (PERC) technology. The values beyond 2021 represent projections based on internal roadmaps.

Several PV manufacturers are now adding significant production capacity for n-type PERT cells with poly-Si passivating contacts, as significant progress has been made in the last few years on all fronts (materials, equipment, process simplifications). This paper briefly reviews historical developments, examines the main approaches in mass production today and presents potential process simplifications. A key challenge for the future – the reduction of Ag consumption per cell – is also discussed.

# **Historical developments**

Faes et al. [66]

The idea of implementing doped poly-Si passivating contacts to improve carrier selectivity in silicon devices is not new. A short overview is given in Fig. 2 and in the paragraphs below. A more detailed overview can be found in a recent review by Hermle et al. [22].

Originally used as an emitter in heterojunction transistors [23], the doped semi-insulating polysilicon (SIPOS) approach enabled impressively high opencircuit voltages  $(V_{\alpha})$  of 720mV to be achieved on p-type in 1985 [24]. However, approaches based on doped poly-Si have fallen out of favour with most research groups because of the high process complexity and the narrow process window. In 2005, Swanson stated that new contacts with a " $J_0$  of less than 5fA/cm<sup>2</sup> that make good majority carrier contact" were needed, one for electrons and one for holes [23]. Not long after, SunPower successfully implemented passivating contacts in its Maxeon GEN3 IBC cells, with the  $V_{\rm or}$  improving from 680-690mV (GEN<sub>2</sub>) to 710-730mV (GEN<sub>3</sub>) [25]. Continuous improvements allowed SunPower

"There are several factors that limit the rapid adoption of n-type PERT cells with poly-Si passivating contacts."



Figure 2. Short overview of the historical developments of poly-Si passivating contacts, leading to high-volume production of n-type cells with tunnel oxide passivated contact (TOPCon) technology.

to demonstrate, in 2016, IBC cells with a total area efficiency above 25% ( $V_{\infty}$  = 737mV,  $J_{sc}$  = 41.33mA/cm<sup>2</sup>, *FF* = 82.7%) [26].

In 2009, TetraSun began the development of its TetraCell, featuring conductive passivation layers and Cu-plated contacts on both sides [27]. After its acquisition by First Solar, TetraSun's technology was transferred into production. Median efficiencies of 21.9% ( $V_{oc}$  = 701mV,  $J_{sc}$  = 39.3mA/cm<sup>2</sup>, FF = 79.5%), and a best cell efficiency of 22.8% ( $V_{oc}$  = 718mV), were demonstrated in 2016 [28]. In the same year, however, the TetraSun line ceased production, as First Solar decided to concentrate on its core thin-film business.

The interest in doped poly-Si passivating contacts exploded when Fraunhofer ISE and ISFH started to report very swift progress in their tunnel oxide passivated contact (TOPCon) and polysilicon on oxide (POLO) IBC concepts, using laboratory processes (photolithography patterning, 2×2cm<sup>2</sup> designated cell area, etc.) and materials (float-zone (FZ) silicon, evaporated contacts, etc.). Fraunhofer ISE introduced its TOPCon technology in 2013 [29]. Initially, a best cell efficiency of 23.7% ( $V_{\rm or}$  = 703mV,  $J_{\rm sc}$  = 41.0mA/cm<sup>2</sup>, FF = 82.2%) was obtained using a homogeneous p<sup>+</sup> emitter at the front and a rear passivating contact stack consisting of a 1-2nm chemical oxide, 20nm-thick n<sup>+</sup>-doped poly-Si, and evaporated Ag. Continuous developments and the implementation of a selective  $\mathbf{p}^{\scriptscriptstyle +}$  emitter structure at the front led to 25.1% efficiencies in 2015 [30]. Further optimization culminated in Fraunhofer ISE reporting, in 2020, efficiencies of up to 25.8% on n-type FZ, and of even up to 26% on p-type FZ, which is the current world record for two-side-contacted cells, thanks to lower surface recombination and lateral transport losses [31].

ISFH started to develop processes to form  $n^{\mbox{\tiny +-}}$  and

p<sup>+</sup>-doped POLO also around 2013 [32]. Several years of development led to ISFH announcing in 2018 a POLO IBC on p-type FZ with an efficiency of 26.1%, which remains the world record for a p-type Si solar cell to date [33]. The process to form POLO contacts in these cells consisted of:

- 1. A dry oxidation to grow a 2.2nm-thick oxide.
- 2. Low-pressure chemical vapour deposition (LPCVD) of amorphous Si (a-Si).
- Phosphorus and boron implantations (to form n<sup>+</sup> and p<sup>+</sup> regions respectively).
- Annealing above 1,000°C to break up the oxide layer and form contacts between the poly-Si and c-Si via pinholes.
- 5. Evaporating aluminium (Al).

To bridge the gap between laboratory and highvolume manufacturing, many R&D institutes and companies started to develop methods to implement poly-Si passivating contacts using low-cost materials, equipment and processing steps. In 2016, ECN was among the first to report large-area (6") bifacial n-type PERT cells [34]. ECN's PERPoly cells featured 200nm-thick n<sup>+</sup> poly-Si passivating contacts on the back side, formed by means of industrial LPCVD and POCl<sub>3</sub> diffusion equipment from TEMPRESS, and screen-printed fire-through Ag contacts on both sides. This was quickly followed by SERIS, who explored both industrial LPCVD and PECVD approaches to form the n<sup>+</sup> poly-Si in MonoPoly® bifacial n-type PERT cells.

Contact formation using fire-through Ag pastes was initially challenging, as the pastes partly consumed the n<sup>+</sup> poly-Si layers, leading to relatively high recombination current densities in

the metallized areas ( $J_{o,met}$ ) of 386fA/cm<sup>2</sup> and nonoptimum specific contact resistivities ( $\rho_c$ ) of around 3–5m $\Omega$ ·cm<sup>2</sup> [35]. The rapid development of dedicated Ag pastes allowed this issue to be addressed, with excellent  $J_{o,met} \sim 35$ fA/cm<sup>2</sup> and  $\rho_c \sim 1-2m\Omega$ ·cm<sup>2</sup> values reported only two years later by different authors [36]. By 2018, Meyer Burger in collaboration with SERIS reported 6" bifacial n-type PERT cell efficiencies of up to 22.6% with  $V_{oc} \sim$ 700mV using a single piece of inline PECVD pilot-line equipment to form the tunnel oxide and deposit n<sup>\*</sup>-doped Si prior to recrystallization in a tube furnace [37].

Around the same time, several companies (Jolywood, Trina Solar, LG and REC among others) started mass production of (6") bifacial n-type PERT with poly-Si passivating contacts by retrofitting old lines and adding only a few new tools to save on capital expenditure (CAPEX) and compete with lowcost bifacial PERC products. Two early examples are shown in Fig. 2, with Jolywood choosing to upgrade several standard n-PERT lines using a LPCVD + phosphorus implantation + tube annealing approach to form the n<sup>+</sup> poly-Si [38], and with Trina Solar choosing to upgrade a p-type multi Al-BSF line using a LPCVD + POCl<sub>3</sub> diffusion approach to form the n<sup>+</sup> poly-Si [39].

## Approaches in mass production today

Today several companies are mass producing n-type PERT cells and modules with passivating contacts [36,37,40,41]. In addition, a number of Tier 1 producers have earmarked existing p-PERC production lines for a future upgrade to TOPCon to limit CAPEX [39]. Like the beginnings of p-type PERC mass production around 2014, the biggest challenge for the industrialization of n-PERT with poly-Si passivating contacts is to find the right process sequence and associated set of tools/materials leading to high efficiency, high yield and low manufacturing cost. In Fig. 3, the main processing steps for n-PERT cells with poly-Si passivating contacts using different approaches based on LPCVD, PECVD, APCVD or PVD of a-Si are schematically compared, alongside a reference process sequence for bifacial p-PERC. For total cost of ownership (TCO) and LCOE comparisons, the reader is referred to the excellent work recently published by Kafle et al. [42], who compared slightly different approaches to the ones listed in Fig. 3.

The reference bifacial p-PERC process starts with texturing, typically in a batch tool, prior to emitter formation in a POCl\_-based low-pressure tube furnace. This is usually followed by a laser processing step to form a selective emitter (SE) and reduce contact recombination losses [8]. This step is listed as optional, as some companies have developed a leaner and more cost-effective process without SE (for one example, see Altermatt et al. [5]). Next, rear emitter removal and chemical edge isolation are achieved by means of single-side etching (SSE) in an inline tool, which also removes the phosphosilicate glass (PSG) and cleans wafers prior to subsequent processing. This can be followed by an optional dry oxidation in a tube furnace to improve passivation and contacting [43]. Typical alternatives include chemical oxidation (either in the SSE tool or separately) or plasma oxidation which can be combined with the subsequent deposition of all passivation layers in a so-called 3-in-1 inline PECVD tool [44]. The exact deposition sequence for the AlO\_/SiN\_ passivation layers at the rear and the single-layer (or multi-layer) SiN, at the front depends on the equipment chosen (PECVD, PEALD, ALD, APCVD). Finally, local laser contact openings (LCO) are formed prior to the metallization sequence, which typically consists of multiple screen-printing steps (rear Ag pads, rear Al grid, front Ag grid), fast-firing in a belt furnace, and a hydrogenation step to reduce the impact of LID and LeTID.



Figure 3. Main cell processing steps for (a) reference bifacial p-type PERC, (b–c) mainstream n-PERT with poly-Si passivating contacts (TOPCon) in mass production, and (d–g) other approaches used in mass production or being evaluated in R&D. The same legend colour code as in Kafle et al. [42] has been chosen, to help with direct comparisons.

# "LPCVD is the most mature approach today for the mass production of n-PERT with poly-Si passivating contacts."

The approaches initially used by Jolywood and Trina Solar to mass produce their TOPCon cells are shown in Fig. 3(a) and Fig. 3(b), respectively. Both start with texturing, p<sup>+</sup> diffusion (typically in a BBr<sub>3</sub>-based low-pressure tube furnace), and rear SSE in inline tools similar to those for p-PERC. The borosilicate glass (BSG) formed during p<sup>+</sup> diffusion is typically kept intact during the rear SSE step to protect the p<sup>+</sup> emitter during the subsequent front SSE of poly-Si. An LPCVD tube furnace is used to form a thin (1–2nm) tunnel oxide by in situ dry oxidation at low temperatures and to deposit a thick (100–200nm) layer of a-Si. The LPCVD a-Si layer



Figure 4. Electrochemical capacitance–voltage (ECV) of n<sup>+</sup> poly-Si layers formed at imec using LPCVD for in situ dry oxidation + a-Si deposition and POCl<sub>3</sub> ex situ doping: (a) nonoptimized dry oxidation recipe, leading to n<sup>+</sup> tail diffusion and non-uniform iV<sub>oc</sub> (as shown in the photoluminescence (PL) image insert); (b) optimized dry oxidation recipe, resulting in uniform ECV profiles and iV<sub>oc</sub> along the wafer.

properties are influenced by deposition pressure, silane (SiH $_4$ ) concentration and, most significantly, deposition temperature [45].

LPCVD a-Si deposition is followed by  $n^+$  ion implantation (P implantation) at Jolywood (since it retrofitted existing n-PERT lines using P implantation) and POCl\_-based diffusion at Trina Solar (since it retrofitted exiting Al-BSF lines using this tool). The P implantation step presents the advantage of being truly single sided, which helps to obtain good reversecurrent  $(I_{Pow})$  characteristics and allows, after rear SiN, deposition, the use of standard inline or batch cleaning tools for the front SSE of poly-Si (undoped). On the other hand, P implantation suffers from limited throughput and requires additional cleaning and annealing steps to form the n<sup>+</sup> poly-Si. The POCl\_-based diffusion allows the formation of the  $n^{+}$  poly-Si in a single high-throughput step, but requires a dedicated tool for the front SSE step, typically using a sequence of alkaline etching (to remove n<sup>+</sup> poly at the front and the edges) and cleaning steps that is critical to achieving high performance and good  $I_{\text{Rev}}$  characteristics.

Surface passivation typically consists of  $Al_2O_3/SiN_x$ at the front and  $SiN_x$  at the rear, with the exact layer composition and deposition sequence depending on the set of equipment chosen (as with p-PERC). Finally, the metallization sequence (and equipment required) is typically the same as that for p-PERC, with the exception that Ag grids are printed on both sides. As with p-PERC and n-SHJ cells, several R&D institutes and companies have reported significant efficiency gains when using an extra hydrogenation step after the fast-firing process on TOPCon cells [46,47]. Consequently, the extra hydrogenation step is increasingly becoming standard in all high-efficiency Si cell concepts prior to testing/sorting.

As just explained, LPCVD is the most mature approach today for the mass production of n-PERT with poly-Si passivating contacts. Major advantages of LPCVD include:

- The availability of industrially-proven highthroughput tools from multiple vendors.
- Good thickness control along the wafer and the boat.
- Pinhole-free layers.
- The option of easily creating constant doping profiles using in situ doping (see next section).
   On the other hand, LPCVD poses several challenges,

On the other hand, LPCVD poses several challenges, such as:

- Lower deposition rates  $(r_{\rm dep})$  than with PECVD or PVD.
- The need for a front SSE step, as the deposition is inherently performed on all wafer sides.
- Deposition on the sidewalls, leading to the risk of tube cracking (hence requiring frequent tube replacements).
- Difficulties in creating a very uniform tunnel oxide along the wafer, which is critical to achieving uniform lifetimes and control carrier selectivity.

An example of LPCVD is shown in Fig. 4, where non-optimized in situ dry oxidation led to phosphorus tail diffusion, causing increased Auger recombination losses and hence lower  $iV_{\rm oc}$ . This was correlated to thinner oxide formation at the bottom of the M2-format wafer (sitting in a diamond-shaped boat) than at the top. Such non-uniformity issues are highly dependent on the recipe used and the LPCVD tool design (boat, etc.), and are expected to become worse for larger format wafers (M10, G12 formats).

# Potential process simplifications

An initial potential process simplification that is being considered is the addition of  $n^{+}$  doping gas (PH<sub>2</sub> diluted in N<sub>2</sub>) during LPCVD. A major benefit of performing LPCVD doping in situ is that the subsequent P diffusion is no longer required. While a post-annealing is still considered to be necessary for achieving high carrier selectivity [48], it allows the elimination of the optional oxidation step prior to passivation (cf. Fig. 3(d) and 3(c)) by adjusting the post-annealing ambient conditions. Moreover, the n<sup>+</sup> poly-Si properties (active doping, thickness, etc.) can simply be tuned by adjusting the LPCVD in situ and post-annealing recipes. An example of this is shown in Fig. 5, where the active doping  $(N_{\text{Dect}})$  of LPCVD in situ doped n<sup>+</sup> poly-Si layers is simply controlled by changing the PH<sub>2</sub> flow [49]. A major challenge with LPCVD in situ doping is obtaining a sufficiently high  $r_{\rm dep}$  and  $N_{\rm Dact}$  at the same time. Nevertheless, by adjusting the deposition parameters it is possible to simultaneously achieve an  $r_{\rm dep}$  of 4.7nm/min and an  $N_{\rm Dart}$  of 1.3E20cm<sup>-3</sup> [48], which are of the same order as the results reported by Stodolny et al. for LPCVD ex situ [45].

A second potential process simplification that is being considered by a number of institutes and companies is the use of a process sequence based on PECVD in situ (see Fig. 3(e)). It has already been explained briefly that Meyer Burger together with SERIS reported in 2018 a 22.6% n-PERT cell efficiency using a single piece of inline PECVD equipment to form the tunnel oxide (by plasma oxidation) and deposit n<sup>\*</sup>-doped Si prior to recrystallization in a tube furnace [37]. Major benefits of this approach include:

- Tunnel oxide thickness uniformity is easier to control than in a tube furnace.
- High deposition rates >1.5nm/s can be achieved.
- Layer properties can easily be tuned by adjusting deposition parameters (e.g. temperature, gas flows, pressure, plasma power).

One of the major challenges with inline PECVD at low temperatures is to avoid blistering in thick layers (typically >100nm is required to obtain low  $J_{omet}$  with firing-through Ag metallization) because of the inherently high hydrogen concentration in the deposited a-Si layer. Solutions to this include using additional gases during the deposition process (such as CH<sub>4</sub>, NH<sub>3</sub> or N<sub>2</sub>O) to incorporate small amounts of carbon (C), nitrogen (N) or oxygen (O) and improve the blistering behaviour [50,51]; however, this also impacts the electrical properties of the layers (bandgap, active doping, mobility, etc.), which can make optimization difficult. Another option is simply to design the inline PECVD equipment to allow depositions at temperatures above 500°C, as already done by Meyer Burger [37] and shown recently by others [52]. In a similar approach, it is also possible to modify tube PECVD equipment to deposit thick and uniform a-Si(n) at high temperatures, with cell results >23% recently demonstrated by Feldmann et al. [53].

One major advantage of tube PECVD is that it is used extensively in the crystalline PV industry for the deposition of passivation layers (AlO<sub>x'</sub> SiN<sub>x'</sub> etc.) at high throughputs and low cost. Compared with inline PECVD, it might be more challenging to implement uniform plasma oxidation to form the tunnel oxide with tube PECVD, and hence companies might instead choose to perform chemical oxidation during the rear (SSE) step before PECVD. Avoiding wrap-around of a-Si(n) layers is considered a major technological milestone for both inline PECVD and tube PECVD manufacturers, as this would allow the front SSE step to be skipped.

A third process simplification option is to use inline atmospheric pressure chemical vapour deposition (APCVD) to deposit doped a-Si layers at high throughputs. The main benefit of APCVD compared with LPCVD or PECVD is that the deposition is done at atmospheric pressure and hence it works without gate chambers (only gas curtains), vacuum chambers (no pumps) or plasma sources. The basic idea for the

"There is an enormous potential for process simplifications (and associated CAPEX reductions) in the mass production of n-PERT cells with poly-Si passivated contacts."



Figure 5. Active doping (from Hall measurements) of LPCVD in situ doped n<sup>\*</sup> poly-Si as a function of PH<sub>3</sub> flow (Q<sub>p</sub>).

deposition of a-Si layers is the thermal dissociation of SiH, in an atmosphere with very low oxygen concentration (hence the use of N<sub>2</sub> gas curtains), and the precipitation of the silicon atoms as a-Si on the heated wafer. By adding doping precursors (PH, B, H, etc.) in the SiH<sub>.</sub> flow it is possible to deposit doped a-Si(n) and a-Si(p) layers, as reported by Merkle et al. [54]. As with inline PECVD, the move to larger format wafers (M10, G12) could possibly be easier with APCVD than with LPCVD. One major challenge is designing the injector heads to achieve uniform and highthroughput deposition without clogging (particularly as the presence of even small amounts of oxygen can lead to silica powder formation). As in the case of PECVD, avoiding any wrap-around deposition is considered a major milestone that is needed in order to skip the front SSE step. Presumably, APCVD is already in use by companies such as SunPower or LG to mass produce IBC cells with passivating contacts. It remains to be seen if APCVD will gain significant market share in the mass production of n-PERT cells with poly-Si passivating contacts.

A fourth simplification option is to use inline physical vapour deposition (PVD) to deposit doped a-Si layers at very high throughputs. Inline direct current (DC) PVD is already used extensively for the deposition of transparent conductive oxides in SHJ cells, with the latest equipment capable of throughputs greater than 10,000 wafers per hour with M6 wafers, or greater than 6,000 with G12 wafers [55]. Apart from the very high throughput capability, major advantages of PVD include:

- · Excellent thickness uniformity.
- Solutions already exist for achieving single-side deposition without any wrap-around.
- No hazardous gases (SiH<sub>4'</sub>  $H_{2'}$  PH<sub>3'</sub>  $B_2H_{6'}$  etc.) are required, unlike with other techniques.

PVD, however, is still a relatively novel technology for forming poly-Si passivated contacts. Excellent results have been demonstrated using laboratory techniques, such as radio frequency (RF) co-sputtering of undoped silicon and boron targets [56] or electron beam (EB) co-evaporation from silicon and gallium phosphide effusion sources [57]. As regards the more industrial approach of performing high-speed DC sputtering from a single P-doped silicon target, results obtained so far have been limited to  $iV_{oc}$  < 700mV as a result of insufficient dopant activation, the difficulties in procuring Si targets with a dopant density well above 1E20cm<sup>3</sup>, and possibly some sputtering damage [58].

Overall, there is an enormous potential for process simplifications (and associated CAPEX reductions) in the mass production of n-PERT cells with poly-Si passivated contacts. Excellent progress has already been made using the various approaches listed above, and other promising depositions techniques, such as plasma oxidation and plasma-assisted in situ doping deposition (POPAID) or plasma-enhanced atomic layer

deposition (PEALD), are also being investigated to form n<sup>+</sup> poly-Si layers. For example, Jolywood recently reported excellent cell results >24% with yields >97% using its new POPAID technology in pilot lines [59]. This technology has the potential to drastically reduce the CAPEX required for new lines, bringing it on par with (or below) that needed for bifacial p-PERC while enabling significantly higher cell efficiencies. In a joint experiment involving different approaches (LPCVD ex situ, LPCVD in situ, PECVD in situ) to form n<sup>+</sup>-doped TOPCon layers (tunnel oxide, n<sup>+</sup> poly-Si, dielectric capping) in industrial tools, all the partners were able demonstrate excellent  $J_{\rm ototal}$  (see Fig. 6),  $J_{\rm o,met}$  and  $ho_{\rm c}$ values using screen-printed Ag contacts [60]. This clearly shows that the equipment and know-how to produce >24% n-PERT cells with poly-Si passivated contacts are quickly maturing. This is expected to lead to a rapid reduction in CAPEX and manufacturing costs in the coming years because of increased competition across the supply chain, similar to what happened with p-PERC between 2014 and 2018 [1].

### Approaches to reducing Ag consumption

One of the major challenges for cost-effective manufacturing of PV modules is to reduce Ag consumption, as it now represents 10% of the overall module cost structure [61]. This is expected to get worse as annual PV production ramps up towards the terawatt level by the end of the decade [62]. According to the latest version of the ITRPV 2020 [10], the median consumption value in 2020 was 90mg of Ag per cell (G1 format), representing 17mg/W (assuming a median 21% efficiency based on Al-BSF and PERC market shares in 2020). As a result, the 132GW of PV modules produced in 2020 consumed at least 2,244 tonnes of Ag or about 9% of the global Ag production.

The PV annual consumption of Ag is expected to increase because: 1) the quantity of PV modules produced per year is increasing faster than manufacturers can reduce Ag consumption per cell; and 2) higher efficiency concepts, such as TOPCon

# 

Fellmeth et al. [60]

# "Ag consumption now represents 10% of the overall module cost structure."

Figure 6. Total dark recombination current density  $J_{o,total}$  for an n-type bulk and two unmetallized TOPCon layers.



Figure 7. Example of fine-line screen printing at imec using commercially available screenprinting equipment and Ag(Al) paste to contact the  $p^*$  emitter.



Source: Singh et al. [68]

Figure 8. Schematic of an n-PERT cell with blanket n<sup> $^{+}$ </sup> poly-Si at the rear, selective p<sup> $^{+}$ </sup> poly-Si at the front and plated NiAg fingers on both sides.

and SHJ, which consume more Ag per cell since Ag is printed on both sides, are gaining market share. That is why it is critical to rapidly reduce the Ag consumption per cell in those concepts compared with the 2020 median values of 150mg/cell (TOPCon) and 200mg/cell (SHJ) given in the ITRPV [10].

A first approach to reducing Ag consumption per cell is to print narrower fingers and implement multi-busbar interconnection technologies. Excellent progress with industrially available screen-printing equipment, standard mesh screens and commercially available Ag pastes has been achieved at imec in recent years [63]. This is now leading to ~25µm fingers, as shown in Fig. 7, and Ag consumption of around 50mg per side (M2 format) for TOPCon cells made at imec. Similar progress has also been reported

"n-PERT cells with poly-Si passivating contacts are an attractive technology for pushing average module efficiencies above 22% in the coming years." by other companies [5,8] and R&D institutes such as Fraunhofer ISE using conventional screen printing [64] or parallel dispensing technology [65]. However, despite the excellent progress made in the last few years it will be difficult to reduce Ag consumption per cell to below 30mg per side (M2 format) without adopting busbarless interconnection technology, such as Smart Wire Contacting Technology (SWCT) currently employed with SHJ cells [66].

A second approach to significantly reducing Ag consumption per cell is to implement plated contacts. At imec, an innovative and simple, contactless, co-plating method has been developed with very low Ag usage per cell, since it relies on plating nickel (Ni) and a thin Ag capping layer [67]. This approach was recently adapted for n-PERT cells with poly-Si contacts implemented on both sides (see Fig. 8), to further reduce contact recombination losses: initial results obtained on test wafers were promising [68]. Not long ago, excellent progress was also reported using sequential nickel/copper/silver (Ni/Cu/Ag) plating in bifacial n-PERT cells with  $n^{\scriptscriptstyle +}$  poly-Si at the rear side; efficiencies of up to 22%, limited by frontside recombination losses, were achieved [69]. With further developments, both the Ni/Ag and Ni/Cu/ Ag plating approaches should be capable of reaching efficiencies above 24% and Ag consumption less than 10mg/cell; this would lead to Ag levels below 1.7g/W, representing a tenfold reduction with respect to the reported industry median in 2020.

# Conclusions

Given that the progress in p-PERC cell efficiency is expected to be more tedious and that major improvements in module design are already being implemented, n-PERT cells with poly-Si passivating contacts are an attractive technology for pushing average module efficiencies above 22% in the coming years. This paper has provided a short overview of historical developments that led to average efficiencies of above 24% being recently demonstrated in mass production. The main approaches in mass production today were presented, together with potential process simplifications. Finally, a key challenge for the future was discussed, namely the reduction of Ag consumption per cell.

# Acknowledgements

The authors would like to acknowledge imec's PV technical staff (D. Dehertoghe and L. Sevenants among others) and management (J. Szlufcik, G. Flamand and E. Voroshazi, to name a few) for their great expertise, valuable support and fruitful discussions related to this work. The authors also gratefully acknowledge the funding from: 1) the European Union's Horizon2020 programme for research, technological development and demonstration under Grant Agreement No. 857793 (HighLite project); 2) RVO (Rijksdienst voor Ondernemend Nederland) for POSITIF Project No. TEUE118003; and 3) the Kuwait Foundation for the Advancement of Sciences (KFAS) under Project No. CN18-15EE-01. Finally, the authors also would like to acknowledge the technical feedback received from Jolywood.

References

[1] Chen, Y. et al. 2018, "From laboratory to production: Learning models of efficiency and manufacturing cost of industrial crystalline silicon and thin-film photovoltaic technologies", *IEEE J. Photovolt.*, Vol. 8, No. 6, pp. 1531–1538,

[2] Polverini, D. et al. 2021, "Potential regulatory approaches on the environmental impacts of photovoltaics: Expected improvements and impacts on technological innovation", *Prog. Photovolt: Res. Appl.*, Vol. 29, No. 1, pp. 83–97.

[3] pv magazine 2021, "BloombergNEF expects up to 209 GW of new solar for this year" [https://www. pv-magazine.com/2021/02/23/bloombergnef-expects-up-to-209-gw-of-new-solar-for-this-year/].
[4] Wang, X. & Barnett, A. 2019, "The evolving value of photovoltaic module efficiency", *Appl. Sci.*, Vol. 9, No. 6, p. 1227.

[5] Altermatt, P.P. et al. 2020, "Requirements of the Paris Climate Agreement for the coming 10 years on investments, technical roadmap, and expansion of PV manufacturing", *Proc. 37th EU PVSEC* (virtual event), pp. 1999–2004.

[6] Müller, J. 2020, "Approaching 24% in massproduction", 2020 PV CellTech (online).

[7] Tous, L. et al. 2019, "Efficiency roadmaps for industrial bifacial pPERC and nPERT cells", *AIP Conf. Proc.*, Vol. 2147, No. 1, p. 120001.

[8] Dullweber, T. et al. 2020, "Evolutionary PERC+ solar cell efficiency projection towards 24% evaluating shadow-mask-deposited poly-Si fingers below the Ag front contact as next improvement step", *Sol. Energy Mater. Sol. Cells*, Vol. 212, p. 110586.

[9] Zhang, X. et al. 2020, "A roadmap towards 24%-efficiency PERC cells based on screen printing for mass production", *Proc. 37th EU PVSEC* (virtual event), pp. 233–237.

[10] VDMA 2020, "International technology roadmap for photovoltaic (ITRPV): Results 2019 including maturity report 2020", 11th edn (Oct.) [https://itrpv. vdma.org/en/].

 [11] Liu, J. et al. 2018, "Review of status developments of high-efficiency crystalline silicon solar cells", J. Phys. D: Appl. Phys., Vol. 51, p. 123001.

[12] Ru, X. et al. 2020, "25.11% efficiency silicon heterojunction solar cell with low deposition rate intrinsic amorphous silicon buffer layers", *Sol. Energy Mater. Sol. Cells*, Vol. 215, p. 110643.

[13] Favre, W. et al. 2020, "25% efficient large area silicon solar cell: Paving the way for premium PV manufacturing in Europe", *Proc. 37th EU PVSEC* (virtual event).

[14] Chen, J. et al. 2021, "Towards 24% efficiency for industrial n-type bifacial passivating-contact solar cells with homogeneous emitter", *Photovoltaics International*, Vol. 45. [15] PV-Tech 2021, "JinkoSolar pushes n-type TOPCon solar cell to record 24.90% conversion efficiency" [https://www.pv-tech.org/jinkosolar-pushes-ntype-topcon-solar-cell-to-record-24-90-conversionefficiency/].

[16] Schmidt, J. et al. 2018, "Surface passivation of crystalline silicon solar cells: Present and future", *Sol. Energy Mater. Sol. Cells*, Vol. 187, pp. 39–54.
[17] Haschke, J. et al. 2017, "The impact of silicon solar cell architecture and cell interconnection on energy

yield in hot & sunny climates", *Energy Env. Sci.*, Vol. 10, No. 5, pp. 1196–1206. [18] Liu, Z. 2020 "The development of 24% efficiency

n-type TOPCon solar cells and modules", *Proc. BifiPV* 2020 (virtual event).

[19] Liu, A. et al. 2018, "Direct observation of the impurity gettering layers in polysilicon-based passivating contacts for silicon solar cells", *ACS Appl. Energy Mater.*, Vol. 1, No. 5, pp. 2275–2282.
[20] van de Loo, B.W. et al. 2020, "On the hydrogenation of poly-Si passivating contacts by Al<sub>2</sub>O<sub>3</sub> and SiN<sub>x</sub> thin films", *Sol. Energy Mater. Sol. Cells,* Vol. 215, p. 110592.

[21] Wang, Y.C. 2019, "Achieving stable supply of dozen-GW high-quality silicon wafers for highefficiency n-type products", Presentation at 2019 nPV Worksh., Leuven, Belgium.

[22] Hermle, M. et al. 2020, "Passivating contacts and tandem concepts: Approaches for the highest siliconbased solar cell efficiencies", *Appl. Phys. Rev.*, Vol. 7, No. 2, p. 021305.

[23] Matsushita, T. et al. 1979, "A silicon heterojunction transistor", *Appl. Phys. Lett.*, Vol. 35, No. 7, pp. 549–550.
[24] Yablonovitch, E. et al. 1985, "A 720 mV open circuit voltage SiO<sub>x</sub>: c Si: SiO<sub>x</sub> double heterostructure solar cell", *Appl. Phys. Lett.*, Vol. 47, No. 11, pp. 1211–1213.
[25] Cousins, PJ. et al. 2010, "Generation 3: Improved performance at lower cost", *Proc. 35th IEEE PVSC*, Honolulu, Hawaii, USA, pp. 275–278.
[26] Smith, D.D. et al. 2016, "Silicon solar cells with total area efficiency above 25%", *Proc. 43rd IEEE PVSC*,

Portland, Oregon, USA, pp. 3351–3355. [27] Schultz-Wittmann, O. 2012 "Back-surface passivation for high-efficiency crystalline silicon solar cells", Final Technical Progress Report for TetraSun, September 2010–May 2012.

[28] Podlowski, L. 2016, "Bifacial high efficiency panels based on First Solar's 'TetraSun' cell technology", 3rd Bifi PV Worksh., Miyazaki, Japan.

[29] Feldmann, F. et al. 2013, "A passivated rear contact for high-efficiency n-type silicon solar cells enabling high  $V_{oc}$  and FF> 82%", *Proc. 28th EU PVSEC*, Paris, France, pp. 988–992.

[30] Glunz, S.W. et al. 2015, "The irresistible charm of a simple current flow pattern – 25% with a solar cell featuring a full-area back contact", *Proc. 31st EU PVSEC*, Hamburg, Germany, pp. 259–263.
[31] Richter, A. et al. 2020, "26% efficiency with both sides contacted silicon solar cells: Front vs rear junction cell architecture", Video presentation for 10th SiliconPV (conference cancelled) [https:// cms2020.siliconpv.com/video/list].

[32] Brendel, R. et al. 2013, "Recent progress and options for future crystalline silicon solar cells", *Proc. 28th EU PVSEC*, Paris, France, pp. 676–690
[33] Haase, F. et al. 2018, "Laser contact openings for local poly-Si-metal contacts enabling 26.1%-efficient

POLO-IBC solar cells", *Sol. Energy Mater. Sol. Cells*, Vol. 186, pp. 184–193. [34] Stodolny, M.K. et al. 2016, "N-type polysilicon

[34] Octobility, Fille et al. 2018, "A type polyanical passivating contact for industrial bifacial n-type solar cells", Sol. Energy Mater. Sol. Cells, Vol. 158, pp. 24–28.
[35] Çiftpinar, H.E. et al. 2017, "Study of screen printed metallization for polysilicon based passivating contacts", Energy Procedia, Vol. 124, pp. 851–861.
[36] Padhamnath, P. et al. 2019, "Metal contact recombination in monoPoly™ solar cells with screen-printed & fire-through contacts", Sol. Energy Mater. Sol. Cells, Vol. 192, pp. 109–116.

[37] König, M. et al. 2018, "Single side passivated contact technology exceeding 22.5% with industrial production equipment", *Proc. 7th WCPEC*, Waikoloa, Hawaii, USA, pp. 1000–1003.

[38] Liu, Y. 2018, "nPERT and nIBC solar cell technology", Presentation at 2018 nPV Worksh., Lausanne, Switzerland.

[39] Chen, Y. et al. 2019, "Mass production of industrial tunnel oxide passivated contacts (i TOPCon) silicon solar cells with average efficiency over 23% and modules over 345 W", *Prog. Photovolt: Res. Appl.*, Vol. 27, No. 10, pp. 827–834.

[40] Shravan, K.C. & Schmela, M. 2021, "Bifacial solar technology 2021 edition – Part 1", TaiyangNews [http://taiyangnews.info/reports/bifacial-solar-2021part-1-cells-modules/].

[41] InfoLink 2020, "China is upping the n-type game, despite uncertain prospects" [https://www.infolink-group.com/en/solar/analysis-trends/China-is-upping-the-n-type-game-despite-uncertain-prospects].
[42] Kafle, B. et al. 2020, "Technology options for cost efficient industrial manufacturing", *Proc. 37th EU PVSEC* (virtual event), pp. 242–251
[43] Choulat, P. et al. 2013, "Cost effective dry oxidation for emitter passivation: A key step for high efficiency screen printed p-type PERC solar cells", *Proc. 28th EU PVSEC*, Paris, France, pp. 757–760.
[44] Koenig, M. et al. 2018, "High throughput and enhanced PECVD passivation tool concepts for

improved PERC cells", *Proc. 45th IEEE PVSC*, Waikoloa, Hawaii, USA, pp. 3086–3089.

[45] Stodolny, M.K. et al. 2017, "Material properties of LPCVD processed n-type polysilicon passivating contacts and its application in PERPoly industrial bifacial solar cells", *Energy Procedia*, Vol. 124, pp. 635–642.
[46] Yang, Y. et al. 2018, "Effect of carrier-induced hydrogenation on the passivation of the poly-Si/SiO<sub>x</sub>/ c-Si interface", *AIP Conf. Proc.*, Vol. 1999, No. 1, p. 040026.
[47] Chen, D. et al. 2020, "24,58% total area efficiency of screen-printed, large area industrial silicon solar cells with the tunnel oxide passivated contacts (i-TOPCon) design", *Sol. Energy Mater. Sol. Cells*, Vol. 206, p. 110258.
[48] Naber, R.C. et al. 2019, "LPCVD in-situ n-type doped

polysilicon process throughput optimization and implementation into an industrial solar cell process flow", *Proc. 36th EU PVSEC*, Marseille, France, pp. 180–183. [49] Firat, M. et al. 2020, "In situ phosphorus doped poly Si by low pressure chemical vapor deposition for passivating contacts", *Proc. 47th IEEE PVSC* (virtual event).

[50] Löper et al. 2017, "Exploring silicon carbide-and silicon oxide-based layer stacks for passivating contacts to silicon solar cells", *Proc. 44th IEEE PVSC*, Washington DC, USA, pp. 2073–2075.
[51] Nandakumar, N. et al. 2019, "Investigation of 23% monoPoly screen-printed silicon solar cells with an industrial rear passivated contact", *Proc. 46th IEEE PVSC*, Chicago, Illinois, USA, pp. 1463–1465.
[52] Choi, S. et al. 2020, "Formation and suppression of hydrogen blisters in tunnelling oxide passivating contact for crystalline silicon solar cells", *Scientific Reports*, Vol. 10, No. 1, pp. 1–14.

[53] Feldmann, F. et al. 2020, "Industrial TOPCon solar cells realized by a PECVD tube process", *Proc. 37th EU PVSEC* (virtual event), pp. 164–169.

[54] Merkle, A. 2018, "Atmospheric pressure chemical vapor deposition of in-situ doped amorphous silicon layers for passivating contacts", *Proc. 35th EU PVSEC*, Brussels, Belgium, pp. 785–791.

[55] Schneiderlöchner, E. et al. 2020, "High throughput magnetron sputtering technology at 10,000 wafers per hour for cost competitive manufacturing of transparent conductive oxides (TCO)", Presentation at 3rd Int. Worksh. on SHJ Solar Cells (virtual workshop). [56] Yan, D. et al. 2018, "23% efficient p-type crystalline silicon solar cells with hole-selective passivating contacts based on physical vapor deposition of doped silicon films", Appl. Phys. Lett., Vol. 113, No. 6, p. 061603. [57] Lossen, J. et al. 2018, "Electron beam evaporation of silicon for poly-silicon/SiO, passivated contacts", Proc. 35th EU PVSEC, Brussels, Belgium, pp. 418-421. [58] David, L. et al. 2020, "Fired-only passivating poly-Si on oxide contacts with DC-sputtered in-situ phosphorous-doped silicon layers", Proc. 37th EU PVSEC (virtual event), pp. 184-187.

[59] Chen, J. 2020, "The latest research progress and industrial status of n-type bifacial TOPCon technology in Jolywood", Presentation at 16th China SoG Silicon and PV Power Conf., Wuxi, Jiangsu, China.
[60] Fellmeth, T. et al. 2021, "A round robin – HighLiting on the passivated contact technology", submission for 38th EU PVSEC, Lisbon, Portugal.
[61] pv magazine 2021, "Silver accounts for 10% of PV module costs" [https://www.pv-magazine.
com/2021/03/04/silver-currently-accounts-for-10-ofpv-module-costs/].

[62] Verlinden, PJ. 2020, "Future challenges for photovoltaic manufacturing at the terawatt level", *J. Renew. Sust. Energ.*, Vol. 12, No. 5, p. 053505.
[63] Singh, S. et al. 2019, "Decreasing metallization related recombination for screen printed n-PERT cells", Presentation at 2019 Worksh. Metalliz.
Interconn. Cryst. Sil. Sol. Cells, Konstanz, Germany.
[64] Tepner, S. et al. 2019, "Advances in screen printed metallization for Si-solar cells – Towards ultra-fine line contact fingers below 20 µm", *Proc. 29th Int. PV Sci. Eng. Conf.,* Xi'an, China.

[65] Pospischil, M. et al. 2019, "Applications of parallel dispensing in PV metallization", *AIP Conf. Proc.*, Vol. 2156, No. 1, p. 020005.

[66] Faes, A. et al. 2018, "Metallization and interconnection for high-efficiency bifacial silicon heterojunction solar cells and modules", *Photovoltaics International*, Vol. 41, pp. 65–76.

[67] Russell, R. et al. 2017, "Simultaneous fabrication of n & p contacts for bifacial cells by a novel co-plating process", *Proc. 33rd EU PVSEC*, Amsterdam, The Netherlands, pp. 212–217.

[68] Singh, S. et al. 2020, "Development of 2-sided polysilicon passivating contacts for co-plated bifacial n-PERT cells", *Proc. 47th IEEE PVSC* (virtual event), pp. 0449–0452.

[69] Steinhauser, B. et al. 2020, "Plating on TOPCon as a way to reduce the fabrication costs of i-TOPCon solar cells", *Proc. 37th EU PVSEC* (virtual event), pp. 179–183.

**About the Authors** 



Loic Tous received his Ph.D. in 2014 from the KU Leuven for his research on plated metallization of industrial high-efficiency c-Si solar cells. He has been in charge of PV cell and module activities at imec since 2020. His

research interests include n-type silicon solar cells, advanced interconnection technologies and the development of PV modules for various applications.



Patrick Choulat received his master's in engineering in 1998 from INSA Lyon, France. Since 1998 he has been with imec in Leuven as a senior R&D engineer in the silicon PV group, working on various cell concepts

(Al-BSF, MWT, PERC, TOPCon, etc.). His research interests include advanced cell processing and process integration.



Sukhvinder Singh received his Ph.D. in physics in 2008 from the Indian Institute of Technology Bombay, Mumbai, India. Since 2010 he has been working at imec in Leuven as a researcher in the silicon PV group.

His current research interests lie in passivated contacts for Si solar cells and, more recently, in Power-to-X technologies.



Meriç Fırat received his B.Sc. and M. Sc. degrees in electrical engineering and information technology from the Technical University of Munich in 2014 and 2017, respectively. Since 2017 he has been a doctoral candidate at

the KU Leuven and imec, performing research on in

situ phosphorus-doped poly-Si passivating contacts by LPCVD, for fabricating high-efficiency industrial silicon solar cells.



Rajiv Sharma is currently pursuing a Ph.D. in engineering science at the KU Leuven in collaboration with imec. His area of research is poly-Si-based passivating contacts for Si solar cells, with a focus on PECVD approaches

for obtaining poly-Si layers.



Filip Duerinckx received his Ph.D. in 1999 from the KU Leuven while working at imec on PECVD passivation for solar cells. He joined Photovoltech in 2008 to ramp up PERC-type cells. Since 2012 he has

been back at imec as a principal scientist, leading the activities in funded/bilateral projects on advanced cell and module concepts.



Ali Hajjiah received his Ph.D. in 2009 from Virginia Tech, USA, and is currently an associate professor at Kuwait University. His research interests lie in the processing and fabrication of Si and III-V

semiconductor lasers and thin-film solar cells. He is currently working on efficiency improvement and device physics of perovskite/Si tandem solar cells.



Prof. Dr.ir. Jozef Poortmans received his Ph.D. from the KU Leuven in 1988. He has been Program Director of the PV and energy activities of imec since 2013, and in that year, he was also appointed imec fellow for his

achievements in PV. In 2016 he was appointed the R&D strategy coordinator of EnergyVille, broadening the scope of his activities in materials and components towards storage and Power-to-Molecules.

### **About EnergyVille**

EnergyVille is a collaboration between the Belgian research partners KU Leuven, VITO, imec and Hasselt University in the fields of sustainable energy and intelligent energy systems. EnergyVille develops technology and knowledge to support public and private stakeholders in the transition to an energy-efficient, decarbonized and sustainable urban environment.

### Enquiries

Loic Tous Tel: +32 16 28 75 22 Email: loic.tous@imec.be Website: https://www.imec-int.com/en/silicon-andthin-film-photovoltaics